US20020196052A1 - Clock edge detection circuit - Google Patents
How to design a good Edge Detector - Surf-VHDL
LEAP#490
How to solve this: 'Draw a sequential circuit that detects the rising edge of a signal using standard gates, e.g., flip-flops, OR, AND etc. Do not use more than 4 gates!' -